# **VLSI** Design

Lecture 3a: Nonideal Transistors

## Outline

- Transistor I-V Review
- Nonideal Transistor Behavior
  - Velocity Saturation
  - Channel Length Modulation
  - Body Effect
  - Leakage
  - Temperature Sensitivity
- Process and Environmental Variations
  - Process Corners

#### Ideal Transistor I-V

Shockley 1<sup>st</sup> order transistor models

$$I_{ds} = \begin{cases} 0 & V_{gs} < V_t & \text{cutoff} \\ \beta \left( V_{gs} - V_t - \frac{V_{ds}}{2} \right) V_{ds} & V_{ds} < V_{dsat} & \text{linear} \\ \frac{\beta}{2} \left( V_{gs} - V_t \right)^2 & V_{ds} > V_{dsat} & \text{saturation} \end{cases}$$

### Ideal nMOS I-V Plot

180 nm TSMC process

Ideal Models
  $\beta = 155(W/L) \ \mu A/V^2$   $V_t = 0.4 \ V$   $V_{DD} = 1.8 \ V$ 



# Simulated nMOS I-V Plot

- 180 nm TSMC process
- BSIM 3v3 SPICE models
- What differs?



# Simulated nMOS I-V Plot

 180 nm TSMC process
 BSIM 3v3 SPICE models What differs? 250

 Less ON current 200
 No square law 150
 Current increases 100
 in saturation 50



## **Velocity Saturation**

We assumed carrier velocity is proportional to E-field

•  $v = \mu E_{lat} = \mu V_{ds}/L$ 

At high fields, this ceases to be true

- Carriers scatter off atoms
- Velocity reaches v<sub>sat</sub>
  - Electrons: 6-10 x 10<sup>6</sup> cm/s
  - Holes: 4-8 x 10<sup>6</sup> cm/s
- Better model

$$v = \frac{\mu E_{\text{lat}}}{1 + \frac{E_{\text{lat}}}{E_{\text{sat}}}} \Longrightarrow v_{\text{sat}} = \mu E_{\text{sat}}$$



### Vel Sat I-V Effects

Ideal transistor ON current increases with V<sub>DD</sub><sup>2</sup>

$$I_{ds} = \mu C_{ox} \frac{W}{L} \frac{(V_{gs} - V_{t})^{2}}{2} = \frac{\beta}{2} (V_{gs} - V_{t})^{2}$$

Velocity-saturated ON current increases with V<sub>DD</sub>

$$I_{ds} = C_{\rm ox} W \left( V_{gs} - V_t \right) v_{\rm max}$$

Real transistors are partially velocity saturated

- Approximate with α-power law model
- $\blacksquare I_{ds} \propto V_{DD}^{\alpha}$
- 1 < α < 2 determined empirically</p>

### $\alpha$ -Power Model

$$I_{ds} = \begin{cases} 0 & V_{gs} < V_t & \text{cutoff} \\ I_{dsat} \frac{V_{ds}}{V_{dsat}} & V_{ds} < V_{dsat} & \text{linear} & V_{dsat} \\ I_{dsat} & V_{ds} > V_{dsat} & \text{saturation} & V_{dsat} \\ \end{cases}$$

$$I_{dsat} = P_c \frac{\beta}{2} \left( V_{gs} - V_t \right)^{\alpha}$$
$$V_{dsat} = P_v \left( V_{gs} - V_t \right)^{\alpha/2}$$

## **Channel Length Modulation**

- Reverse-biased p-n junctions form a *depletion* region
  - Region between n and p with no carriers
  - Width of depletion L<sub>d</sub> region grows with reverse bias

$$L_{eff} = L - L_d$$

- Shorter L<sub>eff</sub> gives more current Source
  - I<sub>ds</sub> increases with V<sub>ds</sub>
  - Even in saturation



# Chan Length Mod I-V



 $\lambda$  = channel length modulation coefficient

- not feature size
- Empirically fit to I-V characteristics

## Body Effect

- V<sub>t</sub>: gate voltage necessary to invert channel
- Increases if source voltage increases because source is connected to the channel
- Increase in V<sub>t</sub> with V<sub>s</sub> is called the body effect

### Body Effect Model

$$V_{t} = V_{t0} + \gamma \left(\sqrt{\phi_{s} + V_{sb}} - \sqrt{\phi_{s}}\right)$$

- $\phi_{s} = surface \ potential \ at \ threshold$   $\phi_{s} = 2v_{T} \ln \frac{N_{A}}{n_{i}}$ 
  - Depends on doping level N<sub>A</sub>
  - And intrinsic carrier concentration n<sub>i</sub>
- $\gamma = body$  effect coefficient

$$\gamma = \frac{t_{\rm ox}}{\varepsilon_{\rm ox}} \sqrt{2q\varepsilon_{\rm si}N_A} = \frac{\sqrt{2q\varepsilon_{\rm si}N_A}}{C_{\rm ox}}$$

## **OFF** Transistor Behavior

- What about current in cutoff?
- Simulated results
- What differs?
  - Current doesn't go to 0 in cutoff



# Leakage Sources

- Subthreshold conduction
  - Transistors can't abruptly turn ON or OFF
- Junction leakage
  - Reverse-biased PN junction diode current
- Gate leakage
  - Tunneling through ultrathin gate dielectric
  - Subthreshold leakage is the biggest source in modern transistors

### Subthreshold Leakage

Subthreshold leakage exponential with V<sub>as</sub>

$$I_{ds} = I_{ds0} e^{\frac{V_{gs} - V_t}{nv_T}} \left( 1 - e^{\frac{-V_{ds}}{v_T}} \right) \qquad \qquad I_{ds0} = \beta v_T^2 e^{1.8}$$

n is process dependent, typically 1.4-1.5

#### DIBL

Drain-Induced Barrier Lowering
 Drain voltage also affect V<sub>t</sub>

 $V_t' = V_t - \eta V_{ds}$ 

High drain voltage causes subthreshold leakage to \_\_\_\_\_.

#### DIBL

Drain-Induced Barrier Lowering
 Drain voltage also affect V<sub>t</sub>
 V'\_t = V\_t - \eta V\_{ds}

High drain voltage causes subthreshold leakage to increase.

# Junction Leakage

- Reverse-biased p-n junctions have some leakage  $I_D = I_S \left( e^{\frac{V_D}{v_T}} - 1 \right)$
- I<sub>s</sub> depends on doping levels
  - And area and perimeter of diffusion regions
  - Typically < 1 fA/μm<sup>2</sup>





- Carriers may tunnel thorough very thin gate oxides
- Predicted tunneling current (from [Song01])



- Negligible for older processes
- May soon be critically important



## **Temperature Sensitivity**

- Increasing temperature
  - Reduces mobility
  - Reduces V<sub>t</sub>
- I<sub>ON</sub> decreases with temperature
- I<sub>OFF</sub> increases with temperature



## So What?

- So what if transistors are not ideal?
  - They still behave like switches.
- But these effects matter for...
  - Supply voltage choice
  - Logical effort
  - Quiescent power consumption
  - Pass transistors
  - Temperature of operation

## Parameter Variation

Transistors have uncertainty in parameters

- Process: L<sub>eff</sub>, V<sub>t</sub>, t<sub>ox</sub> of nMOS and pMOS
- Vary around typical (T) values
- Fast (F)
  - L<sub>eff</sub>: \_\_\_\_\_
     V<sub>t</sub>: \_\_\_\_\_
  - t<sub>ox</sub>: \_\_\_\_\_
- Slow (S): opposite
- Not all parameters are independent for nMOS and pMOS



## Parameter Variation

Transistors have uncertainty in parameters

- Process: L<sub>eff</sub>, V<sub>t</sub>, t<sub>ox</sub> of nMOS and pMOS
- Vary around typical (T) values
- Fast (F)
  - L<sub>eff</sub>: short
  - $V_t$ : low
  - t<sub>ox</sub>: thin
- Slow (S): opposite
- Not all parameters are independent for nMOS and pMOS



## **Environmental Variation**

- V<sub>DD</sub> and T also vary in time and space
- Fast:
  - V<sub>DD</sub>: \_\_\_\_\_
     T: \_\_\_\_\_

Corner	Voltage	Temperature	
F			
Т	1.8	70 C	
S			

## **Environmental Variation**

- V<sub>DD</sub> and T also vary in time and space
- Fast:
  - V<sub>DD</sub>: high
  - T: Iow

Corner	Voltage	Temperature	
F	1.98	0 C	
Т	1.8	70 C	
S	1.62	125 C	

### **Process Corners**

- Process corners describe worst case variations
  - If a design works in all corners, it will probably work for any variation.
- Describe corner with four letters (T, F, S)
  - nMOS speed
  - pMOS speed
  - Voltage
  - Temperature

### **Important Corners**

Some critical simulation corners include

Purpose	nMOS	pMOS	V <sub>DD</sub>	Temp
Cycle time				
Power				
Subthrehold				
leakage				
Pseudo-nMOS				

## Important Corners

Some critical simulation corners include

Purpose	nMOS	pMOS	V <sub>DD</sub>	Temp
Cycle time	S	S	S	S
Power	F	F	F	F
Subthrehold	F	F	F	S
leakage				
Pseudo-nMOS	S	F	?	?