# VLSI Design

# **CMOS** Transistor Theory

# Outline

- Introduction
- MOS Capacitor
- nMOS I-V Characteristics
- pMOS I-V Characteristics
- Gate and Diffusion Capacitance
- Pass Transistors
- RC Delay Models

#### Introduction

- So far, we have treated transistors as ideal switches
- An ON transistor passes a finite amount of current
  - Depends on terminal voltages
  - Derive current-voltage (I-V) relationships
- Transistor gate, source, drain all have capacitance

• 
$$I = C (\Delta V / \Delta t) \rightarrow \Delta t = (C/I) \Delta V$$

- Capacitance and current determine speed
- Also explore what a "degraded level" really means



# **MOS** Capacitor

- Gate and body form MOS capacitor
- Operating modes
  - Accumulation
  - Depletion
  - Inversion

Example with an NMOS capacitor



# **Terminal Voltages**

Mode of operation depends on V<sub>g</sub>, V<sub>d</sub>, V<sub>s</sub>

$$V_{gs} = V_g - V_s$$
$$V_{gd} = V_g - V_d$$
$$V_{ds} = V_d - V_s = V_{gs} - V_{gd}$$



Source and drain are symmetric diffusion terminals

• However,  $V_{ds} \ge 0$ 

- NMOS body is grounded. First assume source may be grounded or may be at a voltage above ground.
  - Three regions of operation
    - Cutoff
    - Linear
    - Saturation

### nMOS Cutoff

Let us assume  $V_s = V_b$ No channel, if  $V_{gs} = 0$  $\blacksquare I_{ds} = 0$  $V_{gs} = 0$ g ╈ ╈  $\overline{\oplus} \overline{\oplus} \overline{\oplus} \overline{\oplus} \overline{\oplus} \overline{\oplus} \overline{\oplus}$ n+ n+ p-type body

V<sub>gd</sub>

 $\oplus$ 

Ð

b

# NMOS Linear

- Channel forms if V<sub>gs</sub> > V<sub>t</sub>
- No Currernt if V<sub>ds</sub> = 0



- If Vds > 0, Current flows from d to s (e<sup>-</sup> from s to d)
- I<sub>ds</sub> increases linearly
- with  $V_{ds}$  if  $V_{ds} > V_{gs} V_t$ .
- Similar to linear resistor



### **NMOS** Saturation

- Channel pinches off if  $V_{ds} > V_{gs} V_t$ .
- I<sub>ds</sub> "independent" of V<sub>ds</sub>, i.e., current saturates
- Similar to current source



# **I-V** Characteristics

In Linear region, I<sub>ds</sub> depends on

- How much charge is in the channel
- How fast is the charge moving

# Channel Charge

MOS structure looks like parallel plate capacitor while operating in inversion

Gate – oxide (dielectric) – channel

Q<sub>channel</sub> =



EE344MOSITENSTER

# Channel Charge

MOS structure looks like parallel plate capacitor while operating in inversion

Gate – oxide – channel

$$Q_{channel} = CV$$



# Channel Charge

MOS structure looks like parallel plate capacitor while operating in inversion Gate – oxide – channel  $\square$  Q<sub>channel</sub> = CV  $C_{ox} = \varepsilon_{ox} / t_{ox}$  $\blacksquare C = C_{q} = \varepsilon_{ox}WL/t_{ox} = C_{ox}WL$  $V = V_{ac} - V_t = (V_{as} - V_{ds}/2) - V_t$ gate source V<sub>gs</sub> + C<sub>q</sub> drain Vs channel n+ n+  $-V_{ds}$ SiO<sub>2</sub> gate oxide n+ (good insulator,  $\varepsilon_{ox} = 3.9$ ) p-type body p-type body

# Carrier velocity

- Charge is carried by e-
- Carrier velocity v proportional to lateral E-field between source and drain
- $v = \mu E$   $\mu$  called mobility
- $\blacksquare E = V_{ds}/L$
- Time for carrier to cross channel:

t = L / v

#### NMOS Linear I-V

#### Now we know

How much charge Q<sub>channel</sub> is in the channel How much time t each carrier takes to cross  $I_{ds} = \frac{Q_{\text{channel}}}{t}$  $= \mu C_{\text{ox}} \frac{W}{L} \left( V_{gs} - V_t - \frac{V_{ds}}{2} \right) V_{ds}$  $\beta = \mu C_{\rm ox} \frac{W}{I}$  $=\beta \left( V_{gs} - V_t - \frac{V_{ds}}{2} \right) V_{ds}$ 

### **NMOS Saturation I-V**

If V<sub>gd</sub> < V<sub>t</sub>, channel pinches off near drain
 When V<sub>ds</sub> > V<sub>dsat</sub> = V<sub>gs</sub> - V<sub>t</sub>
 Now drain voltage no longer increases current

$$I_{ds} = \beta \left( V_{gs} - V_t - \frac{V_{dsat}}{2} \right) V_{dsat}$$
$$= \frac{\beta}{2} \left( V_{gs} - V_t \right)^2$$

# NMOS I-V Summary

 Shockley 1<sup>st</sup> order transistor models (valid for Large channel devices only)



### Example

For a 0.6 μm process (<u>MOSIS site</u>)

- From AMI Semiconductor
- t<sub>ox</sub> = 100 Å
- $\mu = 350 \text{ cm}^2/\text{V*s}$

• 
$$V_t = 0.7 V$$

• Use W/L = 
$$4/2 \lambda$$



$$\beta = \mu C_{ox} \frac{W}{L} = (350) \left( \frac{3.9 \bullet 8.85 \cdot 10^{-14}}{100 \cdot 10^{-8}} \right) \left( \frac{W}{L} \right) = 120 \frac{W}{L} \mu A / V^2$$

EE344470\$LTGn 45405Tgepry

# PMOS I-V

All dopings and voltages are inverted for PMOS
Mobility μ<sub>p</sub> is determined by holes

Typically 2-3x lower than that of electrons μ<sub>n</sub>
120 cm<sup>2</sup>/V\*s in AMI 0.6 μm process

Thus PMOS must be wider to provide same current

In this class, assume μ<sub>n</sub> / μ<sub>p</sub> = 2

# Capacitance

- Any two conductors separated by an insulator have capacitance
- Gate to channel capacitor is very important
  - Creates channel charge necessary for operation
- Source and drain have capacitance to body
  - Across reverse-biased diodes
  - Called diffusion capacitance because it is associated with source/drain diffusion

# Gate Capacitance

Approximate channel as connected to source



# **Diffusion Capacitance**

#### C<sub>sb</sub>, C<sub>db</sub>

Undesirable, called *parasitic* capacitance

- Capacitance depends on area and perimeter
  - Use small diffusion nodes
  - Comparable to C<sub>g</sub> for contacted diff
  - 1/2 C<sub>g</sub> for uncontacted
  - Varies with process



### **Pass Transistors**

We have assumed source is grounded

What if source > 0?

e.g. pass transistor passing V<sub>DD</sub>

DD

DD

# **NMOS** Pass Transistors

- We have assumed source is grounded
- What if source > 0?
  - e.g. pass transistor passing V<sub>DD</sub>
- Let  $V_g = V_{DD}$ 
  - Now if  $V_s > V_{DD} V_t$ ,  $V_{gs} < V_t$



- Hence transistor would turn itself off
- NMOS pass transistors pull-up no higher than V<sub>DD</sub>-V<sub>tn</sub>
  - Called a degraded "1"
  - Approach degraded value slowly (low I<sub>ds</sub>)
- PMOS pass transistors pull-down no lower than V<sub>tp</sub>
  - Called a degraded "0"

 $V_s$ 

# Pass Transistor Ckts









#### Pass Transistor Ckts









# Effective Resistance

- Shockley models have limited value
  - Not accurate enough for modern transistors
  - Too complicated for much hand analysis
- Simplification: treat transistor as resistor
  - Replace I<sub>ds</sub>(V<sub>ds</sub>, V<sub>gs</sub>) with <u>effective resistance</u> R
     I<sub>ds</sub> = V<sub>ds</sub>/R
  - R averaged across switching of digital gate
- Too inaccurate to predict current at any given time
  - But good enough to predict RC delay

# RC Delay Model

- Use equivalent circuits for MOS transistors
  - Ideal switch + capacitance and ON resistance
  - Unit nMOS has resistance R, capacitance C
  - Unit pMOS has resistance 2R, capacitance C
- Capacitance proportional to width
- Resistance inversely proportional to width



# **RC** Values

#### Capacitance

- $C = C_g = C_s = C_d = 2 \text{ fF}/\mu\text{m}$  of gate width
- Values similar across many processes
- Resistance
  - R  $\approx$  6 K $\Omega^*\mu$ m in 0.6um process
  - Improves with shorter channel lengths
- Unit transistors
  - May refer to minimum contacted device  $(4/2 \lambda)$
  - Or maybe 1 μm wide device
  - Doesn't matter as long as you are consistent







