EE 447 VLSI Design

Lecture 8: Circuit Families


Outline

- Pseudo-nMOS Logic
- Dynamic Logic
- Pass Transistor Logic

Introduction


What makes a circuit fast?

- □ I = C dV/dt -> $t_{pd} \propto$ (C/I) ΔV
- Iow capacitance
- high current
- small swing
- Logical effort is proportional to C/I
- pMOS are the enemy!
 - High capacitance for a given current
- Can we take the pMOS capacitance off the input?
- Various circuit families try to do this...



Pseudo-nMOS


- In the old days, nMOS processes had no pMOS
 - Instead, use pull-up transistor that is always ON
- In CMOS, use a pMOS that is always ON
 - Ratio issue
 - Make pMOS about ¼ effective strength of pulldown network




EE 447 VLSI Design

 Design for unit current on output to compare with unit inverter.

pMOS fights nMOS







EE 447 VLSI Design

 Design for unit current on output to compare with unit inverter.


pMOS fights nMOS






EE 447 VLSI Design

- Design for unit current on output to compare with unit inverter.
- pMOS fights nMOS







EE 447 VLSI Design

 Design for unit current on output to compare with unit inverter.

pMOS fights nMOS






EE 447 VLSI Design

Pseudo-nMOS Design

Ex: Design a k-input AND gate using pseudo-nMOS.
 Estimate the delay driving a fanout of H




Pseudo-nMOS Design

Ex: Design a k-input AND gate using pseudo-nMOS.
 Estimate the delay driving a fanout of H

F = GBH = 8H/9


• N = 2 • D = NF^{1/N} + P = $\frac{4\sqrt{2H}}{3} + \frac{8k+13}{9}$



Pseudo-nMOS Power


Pseudo-nMOS draws power whenever Y = 0

- Called static power $P = I \cdot V_{DD}$
- A few mA / gate * 1M gates would be a problem
- This is why nMOS went extinct!
- Use pseudo-nMOS sparingly for wide NORs
- Turn off pMOS when not in use



Dynamic Logic


- Dynamic gates uses a clocked pMOS pullup
- Two modes: precharge and evaluate




EE 447 VLSI Design

The Foot


- What if pulldown network is ON during precharge?
- Use series evaluation transistor to prevent fight.



Logical Effort




Logical Effort




Monotonicity

Dynamic gates require monotonically rising inputs during evaluation




Monotonicity Woes

- But dynamic gates produce monotonically falling outputs during evaluation
- Illegal for one dynamic gate to drive another!




Monotonicity Woes

- But dynamic gates produce monotonically falling outputs during evaluation
- Illegal for one dynamic gate to drive another!



Domino Gates


- Follow dynamic stage with inverting static gate
 - Dynamic / static pair is called domino gate
 - Produces monotonic outputs



EE 447 VLSI Design

Domino Optimizations


- Each domino gate triggers next one, like a string of dominos toppling over
- Gates evaluate sequentially but precharge in parallel
- Thus evaluation is more critical than precharge
- HI-skewed static stages can perform logic



EE 447 VLSI Design

Dual-Rail Domino

- Domino only performs noninverting functions:
 - AND, OR but not NAND, NOR, or XOR
- Dual-rail domino solves this problem
 - Takes true and complementary inputs
 - Produces true and complementary outputs




Example: AND/NAND

- Given A_h, A_I, B_h, B_I
- Compute Y_h = A * B, Y_l = ~(A * B)


Example: AND/NAND

- Given A_h, A_I, B_h, B_I
- Compute Y_h = A * B, Y_I = ~(A * B)
- Pulldown networks are conduction complements




Example: XOR/XNOR

Sometimes possible to share transistors




Leakage

- Dynamic node floats high during evaluation
 - □ Transistors are leaky $(I_{OFF} \neq 0)$
 - Dynamic value will leak away over time
 - □ Formerly miliseconds, now nanoseconds!
- Use keeper to hold dynamic node
 - Must be weak enough not to fight evaluation




Charge Sharing

Dynamic gates suffer from charge sharing



Charge Sharing


Dynamic gates suffer from charge sharing



 $V_x = V_y =$

Charge Sharing


Dynamic gates suffer from charge sharing



$$V_x = V_Y = \frac{C_Y}{C_x + C_Y} V_{DD}$$

Secondary Precharge

- Solution: add secondary precharge transistors
 Typically need to precharge every other node
- Big load capacitance C_Y helps as well



Noise Sensitivity

Dynamic gates are very sensitive to noise

- Inputs: $V_{IH} \approx V_{tn}$
- Outputs: floating output susceptible noise

Noise sources

- Capacitive crosstalk
- Charge sharing
- Power supply noise
- Feedthrough noise
- And more!


Domino Summary

Domino logic is attractive for high-speed circuits

- □ 1.5 2x faster than static CMOS
- But many challenges:
 - Monotonicity
 - Leakage
 - Charge sharing
 - Noise
- Widely used in high-performance microprocessors

Pass Transistor Circuits


- Use pass transistors like switches to do logic
- Inputs drive diffusion terminals as well as gates
- CMOS + Transmission Gates:
 - 2-input multiplexer
 - Gates should be restoring



EE 447 VLSI Design

LEAP

- LEAn integration with Pass transistors
- Get rid of pMOS transistors
 - Use weak pMOS feedback to pull fully high
 - Ratio constraint



CPL

- Complementary Pass-transistor Logic
 - Dual-rail form of pass transistor logic
 - Avoids need for ratioed feedback
 - Optional cross-coupling for rail-to-rail swing

